

N-channel 100V, 18mΩ max.,
SGT MOSFET M1 in PDFN5*6

Datasheet - Preliminary data

1. Descriptions

Key Performance Parameters

Parameters	Value	Unit
BV_{DSS}	100	V
$R_{DS(on),max}$	18	mΩ
$Q_{g,type}$	13	nC
$I_{D,pulse}$	110	A
E_{AS}	31	mJ


Features

- Extremely low losses due to very low FOM $R_{ds(on)} \cdot Q_g$.
- High-speed switching.
- Qualified for industrial grade applications according to JEDEC.
- 100% UIS Tested.


Applications

High-Efficiency DC-DC Converters, High-Frequency Switching and Synchronous Rectification, Motor Drivers.

PDFN5*6



Schematic Diagram



Type/Ordering Code	Package	Marking	Related Links
CSLS180N10M1L	PDFN5*6	180N10M1L	see Appendix A

Contents

1.	Descriptions	1
2.	Maximum Ratings.....	3
3.	Thermal Characteristics	4
4.	Electrical Characteristics	5
5.	Electrical Characteristics Diagrams	6
6.	Test Circuits	10
7.	Package Outlines	11
8.	Appendix.....	12

2. Maximum Ratings

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 1. Absolute Maximum Ratings

Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
V_{DS}	Drain-source voltage ¹⁾	-	-	100	V	$V_{GS}=0V$, $I_D=250\mu A$
I_D	Continuous drain current (Silicon Limited)	-	-	35	A	$T_C=25^\circ\text{C}$
$I_{D,pulse}$	Pulsed drain current	-	-	110	A	$T_C=25^\circ\text{C}$
E_{AS}	Avalanche energy, single pulse ²⁾	-	-	31	mJ	$I_D=25A$; $V_{DD}=50V$
I_{AS}	Avalanche current	-	-	25	A	-
V_{GS}	Gate source voltage	-20	-	20	V	static; AC ($f>1\text{ Hz}$)
P_{tot}	Power dissipation	-	-	43	W	$T_C=25^\circ\text{C}$
T_j, T_{stg}	Operating and storage temperature	-55	-	150	$^\circ\text{C}$	-
I_S	Continuous diode forward current	-	-	35	A	$T_C=25^\circ\text{C}$
$I_{S,pulse}$	Diode pulse current	-	-	110	A	$T_C=25^\circ\text{C}$

1) Limited by T_j max. Maximum duty cycle $D=0.75$.

2) $V_{DD}=50V$, $L=0.1mH$, $R_G=25\Omega$, Starting $T_j=25^\circ\text{C}$.

3. Thermal Characteristics

Table 2. Thermal Characteristics

Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
R_{thJC}	Thermal resistance, junction - case	-	-	2.9	°C/W	$T_C = 25^{\circ}\text{C}$
R_{thJA}	Thermal resistance, junction - ambient	-	-	65	°C/W	$T_C = 25^{\circ}\text{C}$
T_{sold}	Soldering temperature, wavesoldering only allowed at leads	-	-	260	°C	Lead Temperature (Soldering, 10 sec)

4. Electrical Characteristics

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 3. Static Characteristics

Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
$V_{(BR)DSS}$	Drain-source breakdown voltage	100	-	-	V	$V_{GS}=0V, I_D=250\mu A$
$V_{(GS)th}$	Gate threshold voltage	1.0	1.9	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu A$
I_{DSS}	Zero gate voltage drain current	-	-	1	μA	$V_{DS}=100V, V_{GS}=0V, T_j=25^\circ C$
I_{GSS}	Gate-source leakage current	-	-	± 100	nA	$V_{GS}=\pm 20V, V_{DS}=0V$
$R_{DS(on)}$	Drain-source on-state resistance	-	14.5	18	m Ω	$V_{GS}=10V, I_D=20A, T_j=25^\circ C$
		-	19	25	m Ω	$V_{GS}=4.5V, I_D=15A, T_j=25^\circ C$
R_G	Gate resistance	-	1.6	-	Ω	$V_{DD}=0V, V_{GS}=0V, F=1MHz$
g_{fs}	Transconductance	-	49	-	S	$V_{DS}=5V, I_D=20A$

Table 4. Dynamic Characteristics

Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
C_{iss}	Input capacitance	-	750	-	pF	$V_{GS}=0V, V_{DS}=50V, f=1MHz$
C_{oss}	Output capacitance	-	160	-	pF	$V_{GS}=0V, V_{DS}=50V, f=1MHz$
C_{rss}	Reverse transfer capacitance	-	5	-	pF	$V_{GS}=0V, V_{DS}=50V, f=1MHz$
$t_{d(on)}$	Turn-on delay time	-	4.3	-	ns	$V_{DD}=50V, V_{GS}=10V, I_D=20A, R_G=6\Omega$
t_r	Rise time	-	5.1	-	ns	$V_{DD}=50V, V_{GS}=10V, I_D=20A, R_G=6\Omega$
$t_{d(off)}$	Turn-off delay time	-	17	-	ns	$V_{DD}=50V, V_{GS}=10V, I_D=20A, R_G=6\Omega$
t_f	Fall time	-	8.8	-	ns	$V_{DD}=50V, V_{GS}=10V, I_D=20A, R_G=6\Omega$

Table 5. Gate Charge Characteristics


Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
Q_{gs}	Gate to source charge	-	2.1	-	nC	$V_{DD}=50V, I_D=20A, V_{GS}=0 \text{ to } 10V$
Q_{gd}	Gate to drain charge	-	3.3	-	nC	$V_{DD}=50V, I_D=20A, V_{GS}=0 \text{ to } 10V$
Q_g	Gate charge total	-	13	-	nC	$V_{DD}=50V, I_D=20A, V_{GS}=0 \text{ to } 10V$
$V_{plateau}$	Gate plateau voltage	-	3.1	-	V	$V_{DD}=50V, I_D=20A, V_{GS}=0 \text{ to } 10V$

Table 6. Reverse Diode Characteristics

Symbol	Parameter	Values			Unit	Test Condition
		Min.	Typ.	Max.		
V_{SD}	Diode forward voltage	-	0.7	1.2	V	$V_{GS}=0V, I_F=15A, T_j=25^\circ C$
t_{rr}	Reverse recovery time	-	39	-	ns	$V_R=50V, I_F=15A, di_F/dt=100A/\mu s$
Q_{rr}	Reverse recovery charge	-	30	-	nC	$V_R=50V, I_F=15A, di_F/dt=100A/\mu s$


5. Electrical Characteristics Diagrams

Diagram 1: Power dissipation




$$P_{tot}=f(T_C)$$

Diagram 2: Max. Safe Operating Area




$$I_D=f(V_{DS})$$

Diagram 3: Normalized Maximum Transient Thermal Impedance




$$Z_{thJC}=f(t_p)$$

Diagram 4: Typ. output characteristics




$I_D=f(V_{DS})$; $T_J=25^{\circ}\text{C}$; parameter: V_{GS}

Diagram 5: Typ. transfer characteristics




$I_D=f(V_{GS})$; $V_{DS}=5\text{V}$; parameter: T_J

Diagram 6: Gate threshold voltage vs. Junction temperature




$V_{th}=f(T_J)$; $I_D=250\mu\text{A}$

Diagram 7: On-state resistance vs. Drain current




$R_{DS(on)}=f(I_D)$; $T_J=25^{\circ}\text{C}$; parameter: V_{GS}

Diagram 8: On-state resistance vs. Junction temperature




$R_{DS(on)}=f(T_j)$

Diagram 9: Forward characteristics of reverse diode




$I_S=f(V_{SD}); \text{ parameter: } T_j$

Diagram 10: On-state resistance vs. V_GS characteristics




$R_{DS(on)}=f(V_{gs}); T_j=25^{\circ}C; I_D=20A$

Diagram 11: Typ. capacitances




$C=f(V_{DS}); V_{GS}=0V; f=1MHz$

Diagram 12: Maximum Drain Current



$I_D = f(T_C); V_{GS} = 10V$

Diagram 13: Typ. gate charge



$V_{GS} = f(Q_{gate}); I_D = 20A \text{ pulsed}; V_{DS} = 50V$

6. Test Circuits

Table 7. Diode Characteristics

Test circuit for diode characteristics	Diode recovery waveform

Table 8. Switching Times


Switching times test circuit for inductive load	Switching times waveform

Table 9. Unclamped Inductive Load

Unclamped inductive load test circuit	Unclamped inductive waveform

7. Package Outlines

Figure 1 Outline PDFN5*6 Dimensions in mm



8. Appendix

CoolSemi Webpage: www.coolsemi.com.